Abstract

   Digital filters can be implemented using FPGAs in order to benefit from their architectural advantages by using registers, multipliers and adders. This paper proposes methods for using the modular structure of parallel prefix adders in order to increase the design flexibility of digital filters.